AbstractÐSeveral dynamic programming algorithms are considered which can be efficiently implemented using parallel networks with reconfigurable buses. The bit model of general reconfigurable meshes with directed links, common write, and unit-time delay for broadcasting is assumed. Given two sequences of length m and n, respectively, their longest common subsequence can be found in constant time by an ymh Â ynh directed reconfigurable mesh, where h minfmY ng I. Moreover, given an n-node directed graph q Y i with (possibly negative) integer weights on its arcs, the shortest distances from a source node v P to all other nodes can be found in constant time by an yn P w Â yn P w directed reconfigurable mesh, where w is the maximum arc weight.
INTRODUCTION
A reconfigurable network consists of a bounded-degree network of processors (e.g., a two-dimensional processor array) interconnected through a reconfigurable bus system, which dynamically allows various interconnection patterns to be configured among the processors during the execution of the same algorithm. The main feature of reconfigurable networks is that, once the communication links are dynamically partitioned into link-disjoint subbuses, data can be broadcasted from any processor of each subbus so as to fastly reach all the other processors sharing the same subbus. In doing so, it is usually assumed that the time required by the processors to reconfigure their local bus switches is high in comparison to the time taken to broadcast a datum to a (linear) number of processors [15] . Although this assumption might seem to be rather strong for contemporary electronic digital computers, reconfigurable networks have been extensively studied in the last decade. This was due to technological developments that allowed some experimental and commercial reconfigurable chips with hundreds of processors to be built [15] . However, the most relevant near-term applicability for reconfigurable networks is that of optical computing, where switch reconfiguration is indeed a very slow operation relative to broadcast and local-computation latencies [3] .
Efficient parallel algorithms that use reconfigurable networks have been devised for many problems such as sorting [11] , integer arithmetics [6] , matrix multiplication [19] , finding the connected components of a graph [15] , image processing [9] , priority queue maintenance [5] , residue number system representations [6] , prefix sums [6] , [17] , and string-matching [6] . Most of them achieve an yI time complexity.
One of the most important techniques for the design of efficient algorithms is that of dynamic programming [8] , which arises in optimization problems. To reach an optimal solution, a sequence of choices is made so as to solve many subproblems of dynamically increasing size and of the same kind as the original problem. Despite its theoretical and practical relevance, however, dynamic programming has received no attention so far in the literature concerning reconfigurable networks. In this paper, dynamic programming algorithms are considered which can be efficiently implemented using reconfigurable networks. In particular, it is shown for the first time how to solve in yI time the Longest Common Subsequence (LCS) and the Single Source Shortest Paths (SSSP) problems.
Briefly, the remainder of this paper is structured as follows: In Section 2, the models of reconfigurable networks are reviewed, their computational power is discussed, and a model with directed links and common write is chosen since it will be useful for implementing the dynamic programming algorithms. Indeed, directed communications among processors are gaining more and more interest in the scientific community. This is due to the inherent monodirectional nature of optical signals in contrast with electronic signals which are bidirectional. In fact, several researchers have proposed parallel systems using optical interconnections in the last few years, and a large number of algorithms have been devised for these systems (see [18] , [13] for details on these issues). Section 3 presents some preliminary results concerning number representations and maximum finding on directed reconfigurable meshes. Section 4 is the core of this paper and presents efficient implementations of two dynamic programming algorithms for solving the LCS and SSSP problems. First, given two sequences of length m and n, respectively, their longest common subsequence can be found in yI time by a directed reconfigurable mesh of size ymh Â ynh, where h minfmY ng I. Second, given an n-node directed graph with (possibly negative) integer weights on its arcs, the shortest distances from a single source node can be found in yI time by a directed reconfigurable mesh of size yn P w Â yn P w, where w is the maximum arc weight.
RECONFIGURABLE NETWORK MODELS
A reconfigurable network is a network of processors operating synchronously. Each node of the network has constant degree and can dynamically connect and disconnect its incident edges in various patterns. Specifically, each node consists in a processing unit, a small local memory, and a switch, while each edge is viewed as a building block for a larger bus. Each switch has a constant number of I/O ports and each port is directly connected to at most one edge. While the edges outside the switch are fixed, the internal connections between the I/O ports of each switch can be locally configured in yI time by the processor itself into any partition of the ports. In this way, during the execution of an algorithm, the edges of the network are dynamically partitioned into edge-disjoint subgraphs. Every such subgraph forms a subbus, and allows the processors of the subbus to broadcast a message in yI time to all the other processors sharing the same subbus.
Several variants of the model described above have been defined depending on the kind of allowed partitions, subbus arbitration, and local memory size.
. Linear Reconfigurable Network (LRN). Only partitions made of pairs and singletons are allowed (see Fig. 1a ). In this way, each subbus has the form of either a path or a cycle. . General Reconfigurable Network (RN). Any partition of the ports is allowed (also see Fig. 1b) . Thus, the possible configurations are any graph partition in edge-disjoint connected subgraphs. . Directed Reconfigurable Network (DRN). Edges are directed. Consequently, messages can travel in one direction only. The allowed partitions are the same as in the general model, but each connected subset of a partition is split into in-edges and out-edges. A message can enter into the switch only through an in-edge and will propagate to all the out-edges of the switch. Moreover, two main models are considered with respect to the kind of subbus arbitration:
. Exclusive-Write. Each port of the network must be reached by, at most, one message at any step of computation. . Common-Write. More messages are allowed to reach the same port during the same step provided that all of them contain the same value, which in turn consists in a single bit only. Finally, two models are also considered with respect to both the size of each local memory and the width of the busses: the bit model and the word model, where the above parameters are either both constant or both logarithmic in the ªsizeº (i.e., number of nodes) of the network, respectively.
Reconfigurable Meshes
A reconfigurable mesh (RM) is a reconfigurable network whose topology is a two-dimensional grid. Thus, a node of a reconfigurable mesh can be completely identified by the index of the row and the index of the column it belongs to. In the rest of this paper, iYj , H i`m, and H j`n, will denote the processor belonging to the ith row and jth column of a reconfigurable mesh with m rows and n columns, and the meshes shown in the figures will be drawn in such a way that HYH is in the left upper corner. Moreover, the four ports of a switch in a reconfigurable mesh will be denoted by the four cardinal points xY Y iY , and a switch configuration will be thus denoted by a partition of this set (for example, fxY i g, see Fig. 1b) .
Clearly, all the variants of the reconfigurable network model apply to the reconfigurable mesh, too. Note that, in the bit model, processors do not know their indices within the mesh since this information requires a logarithmic amount of bits to be stored and, thus, an m Â n reconfigurable mesh can be laid out on a rectangle of ymn area in the VLSI grid model.
In this paper, the Common Write Directed Reconfigurable Bit Model is assumed, if not differently stated.
Computational Power of Directed Models
As one has probably noted, no Directed Linear Reconfigurable Network (DLRN) model was defined in the previous sections. Indeed, no computational power is added to the linear reconfigurable model by the presence of directed links. This remark is claimed in the following Lemma 2.1. Lemma 2.1. A DLRN of n processors can be simulated with constant slow-down by an LRN of n processors.
Proof. The topology of the n processor LRN used for the simulation is exactly the same as the n processor DLRN, where undirected links replace the directed ones. Each processor of the DLRN is thus simulated by the corresponding processor of the LRN. To simulate communications among processors, the only problem is avoiding that signals propagate in the wrong direction. This can be done without introducing any delay. The key idea is handling the way processors can send messages. Suppose that, in a step of the DLRN computation, a processor is connected by its switch to an ingoing port i and an outgoing port o, and that sends a message along o. Of course, if links were undirected, the message would propagate along i as well which is not allowed in the DLRN. To overcome this drawback, the simulation algorithm disconnects port i from when is a speaker processor of the subbus.
It is easy to see that this is enough to ensure that no signal will propagate in the wrong direction. Moreover, collisions can still be detected by a speaker which receives a message from the port i. Observe that, due to the fact that the bus is disconnected by speakers, other processors will never detect collisions. However, one way to overcome the problem is to let speaker processors inform the other processors of collisions once detected. This can be done by performing a second broadcast operation on the same subbus following the same technique described above. Therefore, each step of the DLRN can be simulated by a constant number of steps of the LRN, as claimed.
t u
The same simulation result holds for Directed Linear Reconfigurable Meshes (DLRM) since they are a subclass of DLRNs.
Lemma 2.2.
A DLRM of m Â n processors can be simulated with constant slow-down by an LRM of m Â n processors.
These results assure that adding directed links to the linear models of reconfiguration doesn't improve their computational power. The same problem for the RN model is open and strongly related to some profound theoretical complexity issues, as shown in [2] . Indeed, a result similar to Lemma 2.1 for the DRN model would imply that LOGSPACE is equal to NLOGSPACE, thus closing one of the most known and important open questions in Complexity Theory.
PRELIMINARY RESULTS
This section presents some preliminary results concerning number representations and maximum finding on directed reconfigurable meshes. These preliminary results will be used in the next section as building blocks for the parallel implementation of dynamic programming schemes on directed reconfigurable meshes.
Number Representations
Unary notation has been widely used in reconfigurable meshes to obtain efficient constant-time algorithms. In this paper, we exploit some useful properties of 1UN, a positional representation defined in [11] . In the rest of this paper, we will say that ªthe 1UN (-1UN, POS) representation of x is given to n processorsº meaning that the n bits of the representation are given one-bit per processor in such a way that the processor with lowest index stores the least significant bit. It is clear that POS, 1UN, and -1UN are strongly related, and that a number can be easily converted in constant time among these representations.
Lemma 3.2 [11] . Given an integer x P HY n À I in the POS (1UN) representation, a I Â n reconfigurable mesh can convert x in yI time into its 1UN (POS) representation.
Lemma 3.3 [6] . Given an integer x P HY n À I in the POS (-1UN) representation, a dlog ne Â n reconfigurable mesh can convert x in yI time into its -1UN (POS) representation.
By exploiting unary representations, some simple functions can be computed without delay on reconfigurable meshes. The following lemma, which repeatedly appeared in the literature in slightly different forms, shows how it is possible to add a constant to the 1UN representation of an integer in the mere time needed by the signals to propagate along the subbuses.
Lemma 3.4. Given the n bit 1UN representation of an integer x P HY n À P, a I Â n (directed) reconfigurable mesh can compute x I in one broadcasting step.
Proof. The required I Â n mesh is obtained by configuring each switch with the pattern fxiY g, by furnishing the 1UN representation of x on the x ports of the processors, and by giving a one-bit in input to the port of HYH (see Fig. 2 ). If a DRM is used, links must be directed from west to east. The output can be read from the ports in one broadcasting step and correctly represents x I. t u
Finding the Maximum of Two Integers
Finding the maximum of two integers in HY n À I, given their 1UN representations on a reconfigurable network is an extremely easy task. Even using the weakest ExclusiveWrite LRM Bit Model, a one-dimensional mesh of n processors (i.e., a single row/column of a two-dimensional mesh) is enough. Indeed, if the two integers are stored onebit per processor in the n processors, the maximum can be locally computed by performing a bit by bit OR operation. In order to design the dynamic programming algorithms to be presented in the next section, a stronger result is needed. More precisely, we are interested in building a system of subbuses such that if two integers are given as signals going into some ports of the network, the maximum of them should appear on some other ports in the mere time needed by the signals to propagate. That would allow this network to be used as a building block of a larger one still working in constant time.
For the sake of simplicity, first consider the case n P. In this particular case, the two integers xY y P HY n À I are two bits. Suppose to input them on two ports of a four port switch, say x on port and y on port x, following the rule that a bit set to 1 is denoted by a one-signal on the bus, and a bit set to 0 by no signal at all. We want to configure the switch in such a way that the maximum of the two bits appears on both ports i and . It seems natural to configure the switch using the pattern fxi g. In this way, supposing to use the Common-Write model, we get exactly the maximum of the bits from ports and i. However, a problem will arise. If only one-bit is 1, say x, a one-signal coming from the port will propagate along the edge connected to the x port, where y, a zero-signal, is present. This is acceptable with a single node network, but may become a serious drawback if the switch has to be used as a building block of a larger mesh.
The above drawback can be overcome by using directed links (see Fig. 3 ). Indeed, if the signals are forced to run only in the direction from and x to i and , no backpropagation of the signals can occur.
To extend the above solution to any n larger than 2, it is enough to reuse the same switch locally and independently on each bit of the 1UN representation of the two numbers.
In the rest of the paper, fairly complicated DRMs will be used to implement dynamic programming algorithms; however, all of them will be built by means of a basic building block which is introduced in the following lemma. Note that, following the above discussion, the CommonWrite model of directed reconfigurable meshes will be used throughout this paper, and that, along subbuses, zeros of the (-)1UN representation of integers are denoted by the absence of signal. These conditions assure that, in the following lemma, no conflicts can occur.
Lemma 3.5. Let x and y be integers in HY n À I. A DRM of n Â n processors can be devised such that, given the 1UN representations of x and y on Pn border ports of the mesh, the maximum of them can be read from Pn border ports in one broadcasting step.
Proof. Let be an n Â n DRM structured, as shown in Fig. 4 . It is easy to see that is capable of getting in input the 1UN representation of two integers from its western and northern border, and giving as output the maximum of the two integers from the eastern and southern border. Note that the time needed is just that required to propagate the signals. t u
Clearly, similar results can be obtained also for finding the minimum, by using the -1UN representation.
Note that, following the above discussion, the CommonWrite model will be used.
DYNAMIC PROGRAMMING ALGORITHMS ON DIRECTED RECONFIGURABLE MESHES
In this section, several dynamic programming algorithms are efficiently implemented on directed reconfigurable meshes. In particular, the technique devised for LCS, in the following section, can be used to solve in constant time a number of other problems involving strings.
Longest Common Subsequence
One of the most known dynamic programming algorithms was devised to compute the Longest Common Subsequence (LCS) of two sequences (see, for example, [8] ). In the rest of this paper, all sequences are supposed to be composed of symbols belonging to a finite alphabet AE. Formally, given a sequence x x I Á Á Á x m , another sequence z z I Á Á Á z h is a subsequence of x if there exists a strictly increasing sequence i I Y F F F Y i h of indices of x such that for all j IY PY F F F Y h, we have x ij z j . Given two sequences x and y, a sequence z is a common subsequence of x and y if z is a subsequence of both x and y. Given two sequences x x I Á Á Á x m and y y I Á Á Á y n , the Longest Common Subsequence problem consists in finding a maximum-length common subsequence of x and y.
A classical dynamic programming algorithm used to solve the LCS problem makes use of a matrix of m I rows and n I columns, where iYj denotes the length of the longest common subsequence of x I Á Á Á x i and y I Á Á Á y j . Since iYj is not greater than h minfmY ng, all integers are supposed to be in HY h. It is well-known (for example, see [8] ) that the solution can be found by the recursive formula
A directed reconfigurable mesh can simulate the above dynamic programming algorithm, leading to a constanttime solution to the problem.
Theorem 4.1. Given two sequences x x I Á Á Á x m and y y I Á Á Á y n , their longest common subsequence can be found in constant time on a directed reconfigurable mesh of size ymh Â ynh, where h minfmY ng.
Proof. For each cell iYj of the dynamic programming algorithm, a h Â h directed reconfigurable submesh g iYj is introduced. Inside g iYj , the 1UN representation of the value of iYj is stored in the diagonal processors. For i H or j H, this value is the constant zero. In contrast, for all other cells iYj , the value must be computed depending on iÀIYjÀI , iÀIYj and iYjÀI . This can be done by means of Lemmas 3.4 and 3.5. The key point is connecting g iÀIYjÀI , g iÀIYj and g iYjÀI to g iYj in such a way to implement the dynamic programming algorithm by exploiting the properties of the 1UN representation. The proper connections are shown in Fig. 5 , where g iYj , iYj , and have the same structure and configuration as the mesh shown in Fig. 4 and, are thus, capable of getting integers in their 1UN representation from the west and north border and outputting the maximum of them from the east and south border.
The submeshes ªopen/closeº are I Â h meshes and their role is only that of connecting and disconnecting the links between the submeshes. This is done by configuring all their switches either fxY iY g or fxY Y iY g, respectively. The submesh ªclose/+1º is also I Â h, and it is capable of either disconnecting the links, or adding one to the Ix representation of the integer coming from its north border. This can be done according to Lemma 3.4 .
The computation proceeds as follows: The symbols x i and y j , I iY j n, are read by iYH and HYj , respectively. By standard techniques, these symbols are broadcast along rows and columns in such a way that iYj , I iY j n, store both x i and y j . Depending on the two symbols, iYj controls the configuration of the ªclose/+1,º and the two ªopen/closeº submeshes connected by a dashed arrow in Fig. 5 . Indeed, if x i y j , the three I Â h submeshes are configured ª+1,º ªclose,º and ªclose,º respectively, thus allowing g iYj to read the integer stored in g iÀIYjÀI plus one. Conversely, if x i T y j , the three submeshes are configured ªclose,º ªopen,º and ªopen,º respectively, allowing g iYj to read on its diagonal the maximum between the two integers stored in g iYjÀI and g iÀIYj . Now, it is clear that a single broadcast step is enough to compute the whole dynamic programming matrix. Each g iYj such that i H or j H sends the 1UN representation of zero along its diagonal processors. By construction, the values going through the diagonal switches of g iYj are exactly the 1UN representation of iYj .
Clearly, the mesh built is ymh Â ynh, as claimed.
Other problems, which can be modeled by a dynamic programming scheme similar to the one discussed in this section, can also be solved in constant time in an analogous way. Examples of these problems are computing the Edit Distance and finding a k-Approximate String Matching of two strings.
Single Source Shortest Paths
Finding shortest paths is a fundamental problem in Computer Science, both from a theoretical and from a practical point of view. We are given an n-node weighted, directed graph q Y i, with weights w uv P fÀw IY F F F Y HY F F F Y wg, w ! H, for all uY v P i. The Single Source Shortest Paths problem consists in finding the shortest distances from a given source node s P to all other nodes u P , u T s.
During the computation, all integers are assumed to be in fÀh IY F F F Y HY F F F Y hg, where h ! w. The Ph I-bit -1UN representation of integers in HY Ph is used, where the -1UN representation of the positive integer P IY Ph stands for the possibly negative integer À h P Àh IY h. Moreover, a sequence of Ph I bits set to 1 (the -1UN representation of 0) and a sequence of Ph I bits set to 0 (which is not a valid -1UN representation) are used to denote the negative and positive overflows, respectively. Note that Lemma 3.5 is still true under these extended conditions; in particular, the minimum between an integer x P Àh IY h and the positive overflow is x, and, similarly, the minimum between x and the negative overflow is the negative overflow.
Let v denote the length of the shortest path from the vertex s to any vertex v P . We temporarily assume that each node of the graph is reachable from s via a path, and that all cycles have nonnegative lengths. It is well-known that, under these conditions, the shortest distances are finite and well-defined. Moreover, according to the Bellman-Ford algorithm, the shortest distances can be found by solving the following dynamic programming scheme:
Observe that the above scheme leads to an iterative algorithm, where (2) is used in order to repeatedly decrease an upper bound v on the actual distance of each node, initialized to either 0, if v s, or I (the positive overflow), otherwise. As soon as a complete iteration is performed without updating any v , no updating will occur in the following steps, and the values v equal the shortest distances v , v P [8] . For the correctness of the algorithm, no particular order is required in choosing the nodes on which (2) is performed. However, in a sequential implementation, the order chosen is crucial for minimizing the number of iterations. For example, in the Bellman-Ford algorithm, it can be proved that n À I iterations are enough to reach the solution.
The dynamic programming scheme reviewed above has a quite different structure with respect to that of the previous section. Indeed, each cell of the scheme is now depending on yn other cells, instead of yI cells. Moreover, the scheme for SSSP is cyclic, meaning that v transitively depends on itself. Nevertheless, directed reconfigurable meshes can implement it as well, leading again to a constant time solution to the problem. Theorem 4.2. Given an n-node directed graph q Y i with (possibly negative) integer weights on its arcs, and given a source node s P , the Single Source Shortest Paths problem can be solved in constant time on an ynh Â ynh directed reconfigurable mesh.
Proof. The n nodes of are denoted by their indices fIY F F F Y ng. The building block of the DRM is the submesh k shown in Fig. 6 , where , , and k are Ph I Â Ph I submeshes whose structure is as follows:
. is such that the signals entering from the west (north) border exit unchanged from the east (south) border. This can be done by configuring all the switches fxY i g, and properly directing the edges; . is such that the integer exiting from both the south and east borders is the minimum between the integers entering from the north and west borders. is, thus, identical to the submesh shown in Fig. 4 (properly rotated) with the difference that now integers are represented with the -1UN representation.
. k is such that the integer exiting from the east border is equal to k plus the integer entering from the north border, where ÀPh k Ph. This can be done by configuring the switch of iYj ,
Moreover, a one bit must be sent along the W port by all processors iH such that H i`Àk. Note that, if k is given in input, the connections described above can be set up by standard techniques in constant time.
By construction, k performs exactly the operations indicated in Fig. 6 and its size is yh Â yh.
The directed reconfigurable mesh used to implement the dynamic programming algorithm is shown in Fig. 7 (for n R). It consists of an n Â n matrix of submeshes w iYj , each of size yh Â yh. Thus, the size of the whole mesh is ynh Â ynh.
For all i IY F F F Y n, w iYi is named g i , and its structure is shown in Fig. 8 . The role of g i is to store the -1UN representation of a value i being the minimum of the two values coming from its south and north border, and giving an upper bound on the actual shortest distance i . For all iY j IY F F F Y n, i T j, w iYj has the structure of k , shown in Fig. 6 and stores the input weight w ij if iY j P i. It can, thus, be configured in constant time so as to compute the function minfx kY yg with either k w ij if iY j P i, or k Ph, otherwise. In the latter case, if x P Àh IY h, x k is always the positive overflow, and minfx kY yg is thus equal to y. Fig. 7 . DRM used to solve SSSP (in this example n is equal to R). Fig. 8 . Structure of the submeshes g i , i IY F F F Y n. is an Ph I DRM identical to the submesh shown in Fig. 4 . where the minimum of an empty set is assumed to be the positive overflow. Since g i is built to compute the minimum of the two integers, the value propagated on the four submeshes of g i is exactly the -1UN representation of the minimum of the two values coming into its south and north border, that is:
A single broadcasting step is needed to solve the problem. Given a source node s P , g s can broadcast the -1UN representation of the integer 0 from the diagonal of one of its submeshes. Note that, initially, the diagonals of the submeshes of g i , i T s, are reached by no signals, which correctly represent I (the positive overflow) in -1UN, as required by the BellmanFord algorithm.
After a constant time, the signals sent by g s propagate to the whole architecture of Fig. 7 . By propagating along the subbuses, the signals iteratively perform the operation of (3) which is exactly equal to (2) . Indeed, the architecture does have feedback loops which allow to mimic the iterative nature of the Bellman-Ford algorithm. Unrolling the loops, subbuses as long as yn P h P can be found. Note that the delay needed by all the signals to propagate along the feedback loops causes that the operations described by (3) are performed in an order which may be different from that of the Bellman-Ford algorithm, but which guarantees that the final result is not affected. Indeed, when all signals are completely propagated, no other operation on the values v , v P , is possible, which is the same condition allowing the Bellman-Ford algorithm to stop [8] . Consequently, both algorithms stop when the same condition holds and, thus, the correctness of the algorithm implemented by the directed reconfigurable mesh follows from the correctness of the Bellman-Ford one.
As soon as the broadcasting operation is completed, each submesh g i , i IY F F F Y n, will contain the -1UN representation of the value i , which is stored in the diagonal of its four submeshes. If i is equal to a À I, then either a positive or a negative overflow has occurred since all the nodes are reachable from s via a path, and no negative cycles are present. If no overflows are detected, then ÀI` i` I for all nodes i P , which are the required shortest distances v , v P . t u Also, as a particular case, the Single Source Reachability problem can be solved in a similar way. Given an n-node directed graph q Y i, set w uv either to H, if uY v P i, or I, otherwise. It is easy to see that the same dynamic programming algorithm, with h I, efficiently solves the problem on an yn Â yn directed reconfigurable mesh. Indeed, all the shortest paths whose length is 0 identify a node reachable from s.
Note that the above procedure for the Single Source Reachability problem can be employed to check whether all nodes of the graph are reachable from s. Moreover, by choosing h nw in Theorem 4.2, overflows can occur at g i , I i n, if and only if q has a negative cycle. Thus, the existence of negative cycles can be readily detected by an yn P w Â yn P w directed reconfigurable mesh.
CONCLUSIONS
In this paper, dynamic programming algorithms were considered which can be efficiently implemented using directed reconfigurable networks. In particular, it was shown for the first time how to solve in yI time the Longest Common Subsequence (LCS) and Single-Source Shortest Paths (SSSP) problems. The LCS of two sequences of length m and n can be found by a directed reconfigurable mesh of size ymh Â ynh, where h minfmY ng I. Moreover, the shortest distances from a source node in an n-node directed graph can be found in yI time by a directed reconfigurable mesh of size yn P w Â yn P w, where w is the maximum arc weight.
However, several questions remain open. In particular, it would be interesting to devise new dynamic programming schemes for efficiently solving further computational problems. Moreover, other interesting directions of research could be those of solving the LCS and SSSP problems on reconfigurable meshes using a minimum number of processors, and of designing efficient dynamic programming algorithms by means of weaker (e.g., Linear Reconfigurable Exclusive-Write) models.
